![]() |
|||||||
|
|||||||
![]() |
UPSD3434EB40T6资料 | |
![]() |
UPSD3434EB40T6 PDF Download |
File Size : 105 KB
Manufacturer:ST Description:Notes: (1) Reset until clock pulse 18 (on declining flank). Minimum integration time = (133-18) * CLK period + 10µs (this is the time the S&H cap needs to follow). At 1MHz clock speed, the minimum integration time becomes 0.125ms. (2) At 125C, the integration time should be limited to 2ms. (3) The SI pulse must go low before the rising edge of the next clock pulse. |
相关型号 | |
◆ PXV1220S-3DB-N1 | |
◆ UF2492M388 | |
◆ Z86E0812PSC | |
◆ Z8622704PSC | |
◆ Z85C3008VSC | |
◆ Z8523010VSC | |
◆ Z84C9010VSC | |
◆ Z80SIO | |
◆ Z8028012VSC | |
◆ Z8018010VSC |
1PCS | 100PCS | 1K | 10K | ||
价 格 | |||||
型 号:UPSD3434EB40T6 厂 家:ST 封 装:08+ 批 号:3 数 量: 说 明: |
|||||
运 费: 所在地: 新旧程度: |
|||||
联系人:张小姐、 颜先生13661569158 |
电 话:400-878-9158,021-54286636 |
手 机:13661569158 |
QQ:12230627,596815151,531081618 |
MSN: |
传 真:021-54286636 |
EMail:susumu@susumu.com.cn |
公司地址: 上海市古楼公路348弄25号 |