![]() |
|||||||
|
|||||||
![]() |
TL7705AIP资料 | |
![]() |
TL7705AIP PDF Download |
File Size : 105 KB
Manufacturer:TI Description:The conversion cycle is synchronized to the rising edge of LRCK, and the data must meet the setup requirements specified in the timing requirements table. The input data is 16 or 18 bits with the MSB or LSB first as selected in the system register. The BCK frequency must be equal to or greater than 32 Fs for 16-bit data or 36 Fs for 18-bit data where Fs is the sample rate. Figure 2 illustrates the input timing. |
相关型号 | |
◆ PXV1220S-3DB-N1 | |
◆ UF2492M388 | |
◆ Z86E0812PSC | |
◆ Z8622704PSC | |
◆ Z85C3008VSC | |
◆ Z8523010VSC | |
◆ Z84C9010VSC | |
◆ Z80SIO | |
◆ Z8028012VSC | |
◆ Z8018010VSC |
1PCS | 100PCS | 1K | 10K | ||
价 格 | |||||
型 号:TL7705AIP 厂 家:TI 封 装:99+ 批 号:31 数 量: 说 明: |
|||||
运 费: 所在地: 新旧程度: |
|||||
联系人:张小姐、 颜先生13661569158 |
电 话:400-878-9158,021-54286636 |
手 机:13661569158 |
QQ:12230627,596815151,531081618 |
MSN: |
传 真:021-54286636 |
EMail:susumu@susumu.com.cn |
公司地址: 上海市古楼公路348弄25号 |