![]() |
|||||||
|
|||||||
|
| AT27C080-90PC资料 | |
|
|
AT27C080-90PC PDF Download |
|
File Size : 105 KB
Manufacturer:AT Description:In LVDS (low-voltage differential signaling), an integrated phase lock loop multiplies the incoming ADC sampling clock by a factor of 6. This high-frequency LVDS clock is used in the data serialization and transmission process and is converted to an LVDS signal for transmission in parallel with the data. Providing this additional LVDS clock allows for easy delay matching. The word output of each internal ADC is serialized and transmitted either MSB or LSB first. The bit following the rising edge of the ADC clock output is the first bit of the word. |
|
| 相关型号 | |
| ◆ PXV1220S-3DB-N1 | |
| ◆ UF2492M388 | |
| ◆ Z86E0812PSC | |
| ◆ Z8622704PSC | |
| ◆ Z85C3008VSC | |
| ◆ Z8523010VSC | |
| ◆ Z84C9010VSC | |
| ◆ Z80SIO | |
| ◆ Z8028012VSC | |
| ◆ Z8018010VSC | |
| 1PCS | 100PCS | 1K | 10K | ||
| 价 格 | |||||
|
型 号:AT27C080-90PC 厂 家:AT 封 装:03+02+ 批 号:91 数 量: 说 明: |
|||||
|
运 费: 所在地: 新旧程度: |
|||||
| 联系人:张小姐、 颜先生13661569158 |
| 电 话:400-878-9158,021-54286636 |
| 手 机:13661569158 |
| QQ:12230627,596815151,531081618 |
| MSN: |
| 传 真:021-54286636 |
| EMail:susumu@susumu.com.cn |
| 公司地址: 上海市古楼公路348弄25号 |